A hybrid structure for computing-in-memory applications includes a memory cell and a digital-analog-hybrid local computing cell. The memory cell stores a weight. The digital-analog-hybrid local computing cell has a plurality of input lines, a digital output line and an analog output line. The input lines are configured to transmit a plurality of multi-bit input values. The digital-analog-hybrid local computing cell includes a digital local computing cell and a voltage local computing cell. The digital local computing cell receives the weight and is configured to generate a digital output value on the digital output line according to a higher bit of the multi-bit input values multiplied by the weight. The voltage local computing cell receives the weight and is configured to generate an analog output value on the analog output line according to a lower bit of the multi-bit input values multiplied by the weight. |