專利授權區國立清華大學國際產學營運總中心 Operations Center for Industry Collaboration

搜尋專利授權區

關鍵字

» 新增關鍵字

選單

專利授權區

專利授權區
專利名稱(中)	大陣列元素多維資料登記積體電路解碼/編碼系統
專利名稱(英)	MULTI-DIMENSIONAL DATA REGISTRATION INTEGRATED CIRCUIT FOR DRIVING ARRAY-ARRANGEMENT DEVICES
專利家族	美國：9,019,513
專利權人	國立清華大學 100%
發明人	劉健群,曾繁根
技術領域	機械結構,光電光學,電子電機

專利摘要(中)
The multi-dimensional data registration integrated circuit for driving array-arrangement devices, comprising: a plurality of the i-th hierarchy sets, each of the i-th hierarchy sets is divided into a plurality of the (i＋1)-th hierarchy sets; a i-th hierarchy address selection circuit, comprising a signal generation unit and a multiplexing unit, wherein the former generates an enable signal, the latter is connected to the signal generating unit and shifts the input data based on the enable signal and a second timing signal to further generate n bits of address signals, the i-th hierarchy address selection circuit is used to scan the plurality of the i-th hierarchy sets and select at least one of the i-th hierarchy sets to function; and a data supply circuit to follow a scan sequence of a j-th hierarchy address selection circuit and write a plurality of data into the selected j-th hierarchy sets.

專利摘要(中)

The multi-dimensional data registration integrated circuit for driving array-arrangement devices, comprising: a plurality of the i-th hierarchy sets, each of the i-th hierarchy sets is divided into a plurality of the (i＋1)-th hierarchy sets; a i-th hierarchy address selection circuit, comprising a signal generation unit and a multiplexing unit, wherein the former generates an enable signal, the latter is connected to the signal generating unit and shifts the input data based on the enable signal and a second timing signal to further generate n bits of address signals, the i-th hierarchy address selection circuit is used to scan the plurality of the i-th hierarchy sets and select at least one of the i-th hierarchy sets to function; and a data supply circuit to follow a scan sequence of a j-th hierarchy address selection circuit and write a plurality of data into the selected j-th hierarchy sets.

聯絡資訊
承辦人姓名	施惠婷