A write assist circuit includes a write detection circuit, a write detection-aware write driver and a write condition recovery circuit. The write detection circuit receives a detected result signal and a write data, and generates a write detect control signal and generating a selecting signal according to the detection result signal and the write data. The write detection-aware write driver receives the write detect control signal and operates a write detection operation on a selected memory cell according to the write detect control signal, and decides whether to provide a negative voltage to one of a bit line and an inverted bit line of the selected memory cell or not according to the selecting signal. The write condition recovery circuit respectively couples the bit line and the inverted bit line to the write data line and the inverted data line according to a write pass-gate control signal, and provides a pre-charge voltage to the write data line and the inverted data line during the write detection time period according to a recovery signal. |