![]() |
|
---|---|
專利名稱(中) | 降低電流路徑熱應力之晶片 |
專利名稱(英) | CHIP REDUCING THERMAL STRESS OF CURRENT PATH THEREON |
專利家族 |
中華民國:I613775 美國:9,997,689 |
專利權人 | 國立清華大學 100.00% |
發明人 | 葉哲良 |
技術領域 | 機械結構 |
![]() |
---|
A chip reducing thermal stress of current path thereon, including: a substrate having at least one nanowires zone formed on a surface thereof; and at least one current path formed within the at least one nanowires zone on the surface of the substrate, wherein, the at least one nanowires zone has a function of reducing a thermal stress of the at least one current path. |
![]() |
|
---|---|
承辦人姓名 | 劉千綺 |
承辦人電話 | 03-571-5131 #31181 |
承辦人Email | chienchi@mx.nthu.edu.tw |